

UNITED STATES PATENT AND TRADEMARK OFFICE

NY

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/908,941	07/20/2001	Masaki Hirase	010917	1043
23850 75	90 11/18/2002			
ARMSTRONG,WESTERMAN & HATTORI, LLP 1725 K STREET, NW. SUITE 1000			EXAMINER	
			KENNEDY, JENNIFER M	
WASHINGTON, DC 20006			ART UNIT	PAPER NUMBER
			2812	$\overline{\mathcal{L}}$
			DATE MAILED: 11/18/2002	+

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application Nó.	pplicant(s)	7			
	09/908,941	HIRASE ET AL.	HIRASE ET AL.			
Office Action Summary	Examiner	Art Unit				
	Jennifer M. Kennedy	2812				
The MAILING DATE of this communication app Period for Reply	ears on the cover she t	with the correspondence add	r ss			
A SHORTENED STATUTORY PERIOD FOR REPL' THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repl- If NO period for reply is specified above, the maximum statutory period of the period for reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailing	36(a). In no event, however, may within the statutory minimum of the will apply and will expire SIX (6) More cause the application to become	a reply be timely filed hirty (30) days will be considered timely. DNTHS from the mailing date of this con ABANDONED (35 U.S.C. § 133).	nmunication.			
earned patent term adjustment. See 37 CFR 1.704(b). Status						
1) Responsive to communication(s) filed on 29 /	<u> August 2002</u> .					
2a)⊠ This action is FINAL . 2b)□ Th	is action is non-final.					
3) Since this application is in condition for allows	ance except for formal m	atters, prosecution as to the	merits is			
closed in accordance with the practice under Disposition of Claims	Ex parte Quayre, 1955	J.D. 11, 400 O.O. 210.				
4)⊠ Claim(s) <u>1-8</u> is/are pending in the application.						
4a) Of the above claim(s) <u>1 and 2</u> is/are withdr						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>3-8</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/o	or election requirement.					
Application Papers						
9) The specification is objected to by the Examine		octed to by the Evaminer				
10)⊠ The drawing(s) filed on <u>29 August 2002</u> is/are: Applicant may not request that any objection to the						
			er.			
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner. If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreig	n priority under 35 U.S.C	C. § 119(a)-(d) or (f).				
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority documen	ts have been received.					
2. Certified copies of the priority documen	ts have been received ir	Application No				
3. Copies of the certified copies of the priceapplication from the International Book* See the attached detailed Office action for a lise	ureau (PCT Rule 17.2(a) t of the certified copies n). ot received.				
14) Acknowledgment is made of a claim for domes	tic priority under 35 U.S.	C. § 119(e) (to a provisional	application).			
a) ☐ The translation of the foreign language pr 15)☐ Acknowledgment is made of a claim for domes	ovisional application has tic priority under 35 U.S.	been received. C. §§ 120 and/or 121.				
Attachment(s)	, C	uu Cumman, (DTO 442) Damas Na	'a)			
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice	ew Summary (PTO-413) Paper No(of Informal Patent Application (PTO				
U.S. Patent and Trademark Office						

Art Unit: 2812

DETAILED ACTION

Drawings

The corrected or substitute drawings were received on 8/29/2002. These drawings are acceptable.

Notice to Applicant

Applicants' Amendment and Response to the Office Action mailed 8/29/2002 has been entered and made of record as paper number 6.

Applicants' arguments with regard to the rejections under 35 U.S.C. 102 or 103 have been fully considered, but they are not deemed to be persuasive. The response to these arguments will be incorporated in the new ground of rejection given below.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 3-4 rejected under 35 U.S.C. 103(a) as being unpatentable over Zhang et al. (U.S. Patent No. 6,303,458) in view of Park (U.S. Patent No. 6,033,970).

Zhang et al. discloses the method of making a semiconductor device comprising:

Art Unit: 2812

forming an element partitioning trench (42) and a mask aligning trench (40) in a semiconductor substrate (10);

depositing an insulation (40, 50) in the element partitioning trench and the mask aligning trench

applying a protective mask (60) on the insulation deposited in the element partitioning trench

etching the insulating deposited in the mask aligning trench to remove some of the insulation (see Figure 3B and column 4, lines 35-45); and

flattening an upper surface of the semiconductor substrate (see column 4, lines 55-60).

Zhang et al. also discloses the method of forming a coating (30) on the semiconductor substrate, wherein the coating has a pattern of openings corresponding to the element partitioning trench and the mask aligning trench and etching the semiconductor substrate using the coating as a mask to form the element partitioning trench and the mask aligning trench, wherein the insulation depositing step includes depositing the insulation without removing the coating (see column 3, line 65 through column 4, line 20).

Further, Zhang et al. also discloses wherein the semiconductor substrate is a substrate (10), the insulation is formed from oxide (40, 50), and the coating is formed from silicon nitride (30), the method further comprising the step of forming a oxide film (30) on the semiconductor substrate prior to the formation of the element partitioning

Art Unit: 2812

trench and the mask aligning trench, wherein the coating is formed on the oxide film (see column 3, line 65 through column 4, line 4).

Zhang et al. does not disclose the method of depositing the insulation by performing high density plasma chemical vapor deposition (HDPCVD). Park discloses the method of forming an insulation layer by HDPCVD (see column 4, lines 20-36). It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the insulation layer by HDPCVD because HDPCVD allows for a good burying characteristic that prevents dishing.

Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Zhang et al. and Park in view of Schoenfeld (U.S. Patent No. 6,127,245).

Zhang et al. and Park do not teach the method of flattening is performed rotary grinding. Zhang et al. does teach the method of flattening by CMP. Schoenfeld discloses the method of utilizing a rotary grinder in CMP process. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use a rotary grinding disc in order to create a uniform flat surface.

The applicants argue that the examiner does not show motivation to use a rotary grinding disc in the CMP process. The examiner would like to point out that the motivation is to create a uniform flat surface as stated in the non-final rejection.

Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Zhang et al. Park, and Schoenfeld, in further view of Kuroi et al. (U.S. Patent No. 5,889,335).

Art Unit: 2812

Application/Control Number: 09/908,941

Zhang et al. does not expressly disclose the method of forming the substrate of silicon, or the method of forming the insulation of silicon oxide, or the method of forming silicon oxide film on the semiconductor substrate prior to forming the silicon nitride layer coating.

Kuroi et al. discloses the method of utilizing silicon (1) as the substrate material, silicon oxide as the insulation material (2), and silicon oxide (3) as the pad oxide layer. It would have been obvious to one of ordinary skill in the art at the time the invention was made to form these layers of these materials because they are preferred materials for their respective intended purposes. Silicon is commonly used as a substrate material because of the larger bandgap which results in smaller leakage currents. Silicon oxide is commonly used as insulation material in isolation trenches because it is easy to form and chemically stable and has the expectation to insulate. Silicon oxide is commonly used as a pad oxide layer because it is easy to form and chemically stable and protects the underlying substrate during photolithographic processing.

Claim 7-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Zhang et al. and Park (U.S. Patent No. 6,033,970) in view of Kuroi et al. (U.S. Patent No. 5,889,335).

Zhang et al. discloses the method of manufacturing a semiconductor device, comprising;

forming an oxide film (30) on an upper surface of a semiconductor substrate; forming a silicon nitride film (30) on the oxide film;

partially removing the silicon nitride film and the oxide film;

Art Unit: 2812

forming an element partitioning trench and a mask aligning trench by etching the semiconductor substrate using a residue of the silicon nitride and silicon oxide films as a mask, wherein element partitioning trench and the mask aligning trench have substantially the same depths (see column 4, lines 4-26 and Figures 1A, 1B);

simultaneously depositing a first layer of insulation and a second layer of insulation in the element partitioning trench and in the mask aligning trench, respectively (40, 50);

coating the first insulation with a protective mask (60);

etching the second insulation so that a step is formed between an upper surface the semiconductor substrate and an upper surface of the second insulation (see column 4, lines 45-55); and

removing the protective mask (see column 4, lines 55-60, and Figures 4A, 4B)

Zhang et al. further discloses the method wherein the first insulating and the second insulation are made of the same material (40, 50).

Zhang et al. does not disclose the method of depositing the insulation by performing high density plasma chemical vapor deposition (HDPCVD). Park discloses the method of forming an insulation layer by HDPCVD (see column 4, lines 20-36). It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the insulation layer by HDPCVD because HDPCVD allows for a good burying characteristic that prevents dishing.

Art Unit: 2812

Zhang et al. does not expressly disclose the method of forming the insulation of silicon oxide, or the method of forming silicon oxide film on the semiconductor substrate prior to forming the silicon nitride layer coating.

Kuroi et al. discloses the method of utilizing silicon oxide as the insulation material (2) and silicon oxide (3) as the pad oxide layer. It would have been obvious to one of ordinary skill in the art at the time the invention was made to form these layers of these materials because they are preferred materials for their respective intended purposes.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Page 8

Application/Control Number: 09/908,941

Art Unit: 2812

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jennifer M. Kennedy whose telephone number is (703)

308-6171. The examiner can normally be reached on Mon.-Fri. 8:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Niebling can be reached on (703) 308-3325. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7724 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

gmu

jmk

. November 13, 2002

> John F. Niebling Supervisory Patent Examiner

Technology Center 2800